Curent Projects
Currently i am doing two final year projects:
1: Main Project
Design and build an Internet Radio system.
More info to come
Familiarisation --> Components --> Build --> Test --> Modify --> Report

![]()
![]()
![]()
![]()
![]()
![]()
2: Secondary Project
Design and build an alarm clock using FPGA technology
More info to come
Conceptualize --> Design --> Code --> Test --> Modify --> Report

![]()
![]()
![]()
![]()
![]()
![]()